Efficient memory modification tracking with hierarchical dirty indicators

作者: Jeremy Graham Harris , Paul Jeffrey Garnett

DOI:

关键词:

摘要: A dirty memory for a computer system is configured hierarchically. This provides more rapid identification of pages that have been dirtied and require attention. For example the reintegration an equivalent state to memories respective processing sets in fault tolerant following lockstep error. The includes at least two levels. lower level groups indicators, each indicator being settable given indicative page associated therewith has dirtied. At one higher group indicators predetermined There can be layers. Logic controls operation hierarchical memory.

参考文章(12)
Kazuhisa Iga, Shuichi Moriyama, Cache flash controlling method for cache memory system ,(1995)
Russ W. Herrell, Thomas P. Morrissey, User scheduled direct memory access using virtual addresses ,(1991)
Marc Tremblay, Anup S. Tirumala, Andre Kowalczyk, Shared write buffer for use by multiple processor units ,(2002)
Luiz Andre Barroso, Mosur Kumaraswamy Ravishankar, Robert J. Stets, Daniel J. Scales, Kourosh Gharachorloo, Scalable multiprocessor system and cache coherence method incorporating invalid-to-dirty requests ,(2002)
William Patterson Bunton, David P. Sonnier, Susan Stone Meredith, Linda Ellen Zalzala, John C. Krause, John Deane Coddington, David J. Garcia, William Joel Watson, Detecting and isolating errors occurring in data communication in a multiple processor system ,(1996)
David C. Liddell, Emrys J. Williams, System and method for tracking dirty memory ,(1999)
William Patterson Bunton, Frank A. Williams, Daniel L. Fowler, Curtis Willard Jones, William F. Bruckert, Robert W. Horst, David J. Garcia, David Paul Sonnier, William Joel Watson, Self-checked, lock step processor pairs ,(1995)