Method for automatic iterative area placement of module cells in an integrated circuit layout

作者: Chih-liang Eric Cheng

DOI:

关键词:

摘要: In a computer system, method for an area based place and route of integrated circuit layout that provides automatic iterative placement module cells intelligently effectively. one embodiment, this is accomplished in three phases. The searching phase determines which hot spot to be refined on congestion map. Next, the refining chooses box with proper aspect ratio, cut line direction, options minimizing spot. scheduling then decides whether proceed another current result or restore previous exhibited superior characteristics. course placements, several parameters are randomly varied intelligent manner so successive placements produce equivalent better results. All without human intervention expert knowledge. Instead, system continuously runs its program until design goal attained.

参考文章(10)
Joseph J. Burkis, Steven L. Crain, Martin F. Lutz, Andrew H. Cowan, Rule based floorplanner ,(1992)
James S. Koford, Ranko Scepanovic, Douglas B. Boyle, Edwin R. Jones, Michael D. Rostoker, Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing ,(1994)
Stephen M. Trimberger, Mon-Ren Chene, Logic placement using positionally asymmetrical partitioning method ,(1993)
Michael Burstein, Se June Hong, Richard Neil Pelavin, Simultaneous placement and wiring for vlsi chips ,(1984)
C. M. Fiduccia, R. M. Mattheyses, A Linear-Time Heuristic for Improving Network Partitions design automation conference. pp. 241- 247 ,(1982) , 10.5555/800263.809204
James S. Koford, Ranko Scepanovic, Douglas B. Boyle, Edwin R. Jones, Michael D. Rostoker, Cell placement alteration apparatus for integrated circuit chip physical design automation system ,(1994)