A 23dBm fully digital transmitter using ΣΔ and pulse-width modulation for LTE and WLAN applications in 45nm CMOS

作者: Rahmi Hezar , Lei Ding , Joonhoi Hur , Baher Haroun

DOI: 10.1109/RFIC.2014.6851702

关键词:

摘要: This paper presents a 23 dBm fully digital transmitter designed in standard 45 nm CMOS process. The replaces the entire analog/RF signal chain traditional architecture. It utilizes ΣΔ modulation and pulse-width to turn high resolution baseband I Q signals into switching signals, thereby allowing efficient Class-D PA stages be used. In addition, cascaded switched-capacitor combining are incorporated architecture reduced out-of-band quantization noise while maintaining good efficiency. proposed achieves peak output power of with 47% added efficiency (PAE). For OFDM 8.2 dB peak-to-average ratio (PAR), PAE is 23%. linearity meets WiFi spectral mask without any predistortion.

参考文章(4)
Philip A. Godoy, SungWon Chung, Taylor W. Barton, David J. Perreault, Joel L. Dawson, A 2.5-GHz asymmetric multilevel outphasing power amplifier in 65-nm CMOS 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications. pp. 57- 60 ,(2011) , 10.1109/PAWR.2011.5725372
K. Onizuka, S. Saigusa, S. Otaka, A 1.8GHz linear CMOS power amplifier with supply-path switching scheme for WCDMA/LTE applications international solid-state circuits conference. pp. 90- 91 ,(2013) , 10.1109/ISSCC.2013.6487650
Ercan Kaymaksut, Patrick Reynaert, Transformer-Based Uneven Doherty Power Amplifier in 90 nm CMOS for WLAN Applications IEEE Journal of Solid-state Circuits. ,vol. 47, pp. 1659- 1671 ,(2012) , 10.1109/JSSC.2012.2191334
Sang-Min Yoo, Jeffrey S. Walling, Eum Chan Woo, David J. Allstot, A switched-capacitor power amplifier for EER/polar transmitters international solid-state circuits conference. pp. 428- 430 ,(2011) , 10.1109/ISSCC.2011.5746382