Methods and apparatus for synchronizing with a clock signal
作者： Gary Johnson , Tyler Gomm
DOI:
关键词:
摘要: Clock synchronization and skew adjustment circuits that utilize differing unit delay elements in their lines either a graduated or stepped time arrangement are for synchronizing with clock signal. These delays allow reduction the number of fine by placing element granularity at most critical timings to sense adjust portion signal period high speed critical.
lens.org 参考文章(59)
Manuel Lu, Long Nguyen, Apparatus and method for reading data from synchronous memory ,(1997)
James E. Miller, Low pass filters in DLL circuits ,(2003)
Feng Lin, R. Jacob Baker, Phase splitter using digital delay locked loops ,(2011)
Adrian J. Drexler, Dual-phase delay-locked loop circuit and method ,(2001)
Aaron M. Schoenfeld, Tyler J. Gomm, Dynamically centered setup-time and hold-time window ,(2002)
Eric T. Stubbs, James E. Miller, Method and apparatus for reducing the lock time of a DLL ,(2002)
Anthony Capobianco, John T. Nolan, Brian C. Heil, Method and apparatus to facilitate data updates between a base processing unit and a portable processing unit ,(2001)
Syuji Matsuo, Koichi Kitamura, Itsurou Taniyoshi, Tetsuo Saitoh, Digital phase locked loop having coarse and fine stepsize variable delay lines ,(1995)
F. Erich Goetting, John D. Logue, Joseph H. Hassoun, Delay lock loop with clock phase shifter ,(1999)
Manny Ma, James E. Miller, Aaron Schoenfeld, R. Jacob Baker, Method and apparatus for improving the performance of digital delay locked loop circuits ,(1998)