Dynamic resource management in modern multicore SoCs by exposing NoC services

作者: Antonios Motakis , George Kornaros , Marcello Coppola

DOI: 10.1109/RECOSOC.2011.5981503

关键词:

摘要: Emerging multicore chips containing tens or even hundreds of cores require modern interconnect solutions with increased programmability to support dynamic resource management. Modern embedded devices appear that employ recon-figurable architectures application specific hardware modules, but still runtime QoS optimizations power management more flexibility from the underlying infrastructure and corresponding middleware. This paper demonstrates a methodology expose NoC services for adaptive resources through software platform based on Spidergon STNoC technology which consists low level driver layer libraries accessible at user level. Thus, system designer can exploit programmable Network-on-Chip so as provide differentiated network multiple independent applications. easily be extended any technology. allows design customized topologies iNoC GUI tool, is generate appropriate Linux kernel. Moreover, an integrated C API developer capture requirements dynamically adjust settings NoC. In this we improve facilitate SoC aid library extensions; present tools offer extreme real examples applications configurability, running both typical Android environments.

参考文章(12)
George Kornaros, Theofanis Orphanoudakis, Design and implementation of high-speed buffered crossbars with efficient load balancing for multi-core SoCs Microprocessors and Microsystems. ,vol. 34, pp. 301- 315 ,(2010) , 10.1016/J.MICPRO.2010.06.002
Vincent Nollet, Théodore Marescaux, Diederik Verkest, Jean-Yves Mignolet, Serge Vernalde, Operating-system controlled network on chip design automation conference. pp. 256- 259 ,(2004) , 10.1145/996566.996637
Liewei Bao, H. Hoffmann, B. Edwards, A. Agarwal, C. Ramey, J.F. Brown, D. Wentzlaff, M. Mattina, Chyi-Chang Miao, P. Griffin, On-Chip Interconnection Architecture of the Tile Processor IEEE Micro. ,vol. 27, pp. 15- 31 ,(2007) , 10.1109/MM.2007.89
A. Deledda, J. Becker, M. Coppola, L. Pieralisi, R. Locatelli, G. Maruccia, F. Campi, T. DeMarco, C. Mucci, A. Vitkovski, P. Bonnot, A. Grasset, P. Millet, M. Kuehnle, F. Ries, M. Huebner, Design of a HW/SW communication infrastructure for a heterogeneous reconfigurable processor design, automation, and test in europe. pp. 1352- 1357 ,(2008) , 10.1145/1403375.1403700
S. Vangal, N. Borkar, A. Singh, S. Borkar, Y. Hoskote, A 5-GHz Mesh Interconnect for a Teraflops Processor IEEE Micro. ,vol. 27, pp. 51- 61 ,(2007) , 10.1109/MM.2007.77
Francisco Triviño, José L Sánchez, Francisco J Alfaro, José Flich, None, Virtualizing network-on-chip resources in chip-multiprocessors Microprocessors and Microsystems. ,vol. 35, pp. 230- 245 ,(2011) , 10.1016/J.MICPRO.2010.10.001
E Carara, G M Almeida, G Sassatelli, F G Moraes, Achieving composability in NoC-based MPSoCs through QoS management at software level design, automation, and test in europe. pp. 1- 6 ,(2011) , 10.1109/DATE.2011.5763071
K. Goossens, J. Dielissen, A. Radulescu, AEthereal network on chip: concepts, architectures, and implementations IEEE Design & Test of Computers. ,vol. 22, pp. 414- 421 ,(2005) , 10.1109/MDT.2005.99
Davide Rossi, Fabio Campi, Simone Spolzino, Stefano Pucillo, Roberto Guerrieri, A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing IEEE Journal of Solid-state Circuits. ,vol. 45, pp. 1615- 1626 ,(2010) , 10.1109/JSSC.2010.2048149
L. Benini, Application Specific NoC Design design, automation, and test in europe. ,vol. 1, pp. 491- 495 ,(2006) , 10.1109/DATE.2006.243857