Network on chip with partitions

作者: Paul E. Schardt , Russell D. Hoover , Robert A. Shearer , Eric O. Mejdrich

DOI:

关键词:

摘要: A network on chip (‘NOC’) that includes integrated processor (‘IP’) blocks, routers, memory communications controllers, and interface with each IP block adapted to a router through controller controller, where controlling between an memory, inter-IP the organized into partitions, partition including at least one block, assigned exclusive access separate physical address space or more applications executing of partitions.

参考文章(157)
John B. Levy, Ross T. Casley, Selective backpressure control for multistage switches ,(2000)
David Blair Gilgen, Gregory Thomas Knowles, Scott Matthew Quint, Brian Thomas Webb, Run-time translation of legacy emulator high level language application programming interface (EHLLAPI) calls to object-based calls ,(1999)
Brian Lewis, David Ung, Cristina Cifuentes, Walkabout: a retargetable dynamic binary translation framework Sun Microsystems, Inc.. ,(2002)
Yatin G. Mundkur, Anantakotiraju Vegesna, Jayachandra B. Avula, Peter H. Jewett, Vinay J. Naik, James E. Monaco, Processor which performs dynamic instruction scheduling at time of execution within a single clock cycle ,(1997)
Jeffrey L. Nye, William M. Johnson, Multi-core architecture with hardware messaging ,(2007)
Paul E. Schardt, Russell D. Hoover, Robert A. Shearer, Eric O. Mejdrich, Dynamic virtual software pipelining on a network on chip ,(2008)