Low resistance contact between integrated circuit metal levels and method for same

作者: Tue Nguyen , Sheng Teng Hsu

DOI:

关键词:

摘要: A method of forming a direct, copper-to-copper, connection between levels in an IC is disclosed. via interconnection formed by isotropically depositing barrier material through insulator to lower copper level, and then anisotropically etching the remove covering level. The anisotropic etch leaves lining insulator. subsequently deposited upper metal level directly contacts when filled. dual damascene trench non-conductive bottom. Then from interconnect As above, conductive trench/via structure, etched insulating material, via, remains. An structure made accordance with above described methods, are also provided.

参考文章(4)
Rich Klein, Ming-Ren Lin, Steven Avanzino, Scott D. Luning, Subhash Gupta, Dual damascene with a protective mask for via etching ,(1995)
Tsuchiya, Ueno, Donnelly, Kikkawa, Hayashi, Kobayashi, Sekiguchi, Ultra-low Resistance Diret~ Contact Cu Via technology Using In-situ Chemical Vapor Cleamng symposium on vlsi technology. pp. 59- 60 ,(1997) , 10.1109/VLSIT.1997.623694