Dislocation stress memorization technique (DSMT) on epitaxial channel devices

作者: Yi-Ming Sheu , Ken-Ichi Goto , Shih-Syuan Huang , Tsung-Hsing Yu

DOI:

关键词:

摘要: The present disclosure relates to a transistor device having epitaxial source and drain regions with dislocation stress memorization (DSM) that provide an channel region, associated method of formation. has stack disposed over semiconductor substrate, gate structure the stack. A region extends below between located on opposing sides structure. First second have stressed lattice generates within region. first DSM respectively extend from location Using improves performance.

参考文章(54)
Sun-Jay Chang, Wen-Cheng Lo, Dislocation smt for finfet device ,(2012)
Dhanyakumar Mahaveer Sathaiya, Tsung-Hsing Yu, Chia-Wen Liu, Wei-Hao Wu, Tzer-Min Shen, Zhiqiang Wu, Ken-Ichi Goto, Semiconductor transistor device with optimized dopant profile ,(2011)
William K. Henson, Yue Liang, Kern Rim, Xinlin Wang, METHOD AND STRUCTURE FOR pFET JUNCTION PROFILE WITH SiGe CHANNEL ,(2010)
Srinivasan Chakravarthi, Johan Weijtmans, Periannan Chidambaram, Carbon-Doped Epitaxial SiGe ,(2007)
Sri Charan Vemula, Michael P. Ganz, Puneet Khanna, Yi Qi, Vara Govindeswara Reddy Vakada, Laegu Kang, Srikanth Samavedam, Method of forming step doping channel profile for super steep retrograde well field effect transistor and resulting device ,(2014)
Terence B. Hook, Randy W. Mann, Angled implant process ,(2001)
Ian R. Post, Chia-Hong Jan, Walid M. Hafez, Giuseppe Curello, Mark T. Bohr, Nick Lindert, Penetrating implant for forming a semiconductor device ,(2011)
Viorel C. Ontalus, Keith H. Tabakman, Judson R. Holt, Pre-gate, source/drain strain layer formation ,(2014)
Dureseti Chidambarrao, Richard Q. Williams, Semiconductor device stress modeling methodology ,(2007)