Design Techniques for High-Performance Intrinsic and Smart CS-DACs
作者： Yongjian Tang , Hans Hegt , Arthur van Roermund
DOI: 10.1007/978-1-4614-1250-2_4
关键词:
摘要: In the previous chapter, non-idealities in CS-DACs have been discussed and their impact on DAC performance analyzed. order to overcome these limitations, emerging design techniques for high-performance intrinsic smart are introduced this chapter. Firstly, concept of DACs is as with additional intelligence acquire utilize actual chip information so that performance/yield/reliability/flexibilty can be improved. Then, existing summarized. Finally, a novel digital calibration technique DACs, called dynamic-mismatch mapping (DMM), initially chapter will further next chapters.
springer.com
sci-hub.se 参考文章(32)
Qiuting Huang, P.A. Francese, C. Martelli, J. Nielsen, A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS international solid-state circuits conference. pp. 364- 532 ,(2004) , 10.1109/ISSCC.2004.1332745
G.I. Radulov, P.J. Quinn, H. Hegt, A. van Roermund, An on-chip self-calibration method for current mismatch in D/A converters european solid-state circuits conference. pp. 169- 172 ,(2005) , 10.1109/ESSCIR.2005.1541586
J. Vandenbussche, G. Van der Plas, A. Van den Bosch, W. Daems, G. Gielen, M. Steyaert, W. Sansen, A 14 b 150 Msample/s update rate Q/sup 2/ random walk CMOS DAC international solid-state circuits conference. pp. 146- 147 ,(1999) , 10.1109/ISSCC.1999.759167
A. Van Den Bosch, M. Borremans, M. Steyaert, W. Sansen, A 12 b 500 MSample/s current-steering CMOS D/A converter international solid-state circuits conference. pp. 366- 367 ,(2001) , 10.1109/ISSCC.2001.912676
GI Georgi Radulov, Flexible and self-calibrating current-steering digital-to-analog converters : analysis, classification and design Technische Universiteit Eindhoven. ,(2010) , 10.6100/IR656902
Wide-bandwidth high-dynamic range D/A converters The Kluwer international series in engineering and computer science. SECS. ,vol. 871, ,(2006) , 10.1007/0-387-30416-9
Kok Lim Chan, Jianyu Zhu, Ian Galton, A 150MS/s 14-bit Segmented DEM DAC with Greater than 83dB of SFDR Across the Nyquilst band 2007 IEEE Symposium on VLSI Circuits. pp. 200- 201 ,(2007) , 10.1109/VLSIC.2007.4342714
C.S.G. Conroy, W.A. Lane, M.A. Moran, Statistical design techniques for D/A converters IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 1118- 1128 ,(1989) , 10.1109/4.34100
Tao Chen, G.G.E. Gielen, The Analysis and Improvement of a Current-Steering DAC's Dynamic SFDR—II: The Output-Dependent Delay Differences IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 53, pp. 3- 15 ,(2006) , 10.1109/TCSI.2005.854409
Kok Lim Chan, I. Galton, A 14b 100MS/s DAC with Fully Segmented Dynamic Element Matching international solid-state circuits conference. pp. 2390- 2399 ,(2006) , 10.1109/ISSCC.2006.1696302