Design of an efficient dual mode reconfigurable FIR filter architecture in speech signal processing
作者： S. Padmapriya , V. Lakshmi Prabha
DOI: 10.1016/J.MICPRO.2015.06.011
关键词:
摘要: Modern Digital Signal Processing systems require the reconfigurable FIR filters with low complexity architectures. This paper presents a novel architecture for power and area implementation of Finite Impulse Response (FIR) filter based on dual mode operation. The proposed technique operates in two modes. One is multiplier less which reduced another testable reversible operation to achieve power. Cadence Encounter synthesis results designed 75 taps savings up 37.97% reduction about 44.61% over conventional performance metric MSE, PSNR SMR values are found be 0.62, 50.24 80.8506 respectively.
elsevier.com
sci-hub.se 参考文章(19)
Keshab K. Parhi, Vlsi Digital Signal Processing Systems: Design And Implementation ,(2007)
Alberto Leon-Garcia, Probability Statistics and Random Processes for Electrical Engineering ,(2008)
S Hamid Nawab, Alan V Oppenheim, Anantha P Chandrakasan, Joseph M Winograd, Jeffrey T Ludwig, None, Approximate Signal Processing signal processing systems. ,vol. 15, pp. 177- 200 ,(1997) , 10.1023/A:1007986707921
Zhan Yu, Meng-Lin Yu, K. Azadet, A.N. Willson, A low power FIR filter design technique using dynamic reduced signal representation international symposium on vlsi technology systems and applications. pp. 113- 116 ,(2001) , 10.1109/VTSA.2001.934496
H. Samueli, An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients IEEE Transactions on Circuits and Systems. ,vol. 36, pp. 1044- 1047 ,(1989) , 10.1109/31.31347
B. Ramkumar, Harish M Kittur, Low-Power and Area-Efficient Carry Select Adder IEEE Transactions on Very Large Scale Integration Systems. ,vol. 20, pp. 371- 375 ,(2012) , 10.1109/TVLSI.2010.2101621
J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, K. Roy, Computation sharing programmable FIR filter for low-power and high-performance applications IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 348- 357 ,(2004) , 10.1109/JSSC.2003.821785
S. Hwang, G. Han, S. Kang, J. Kim, New distributed arithmetic algorithm for low-power FIR filter implementation IEEE Signal Processing Letters. ,vol. 11, pp. 463- 466 ,(2004) , 10.1109/LSP.2004.824029
Oscar Gustafsson, A Difference Based Adder Graph Heuristic for Multiple Constant Multiplication Problems international symposium on circuits and systems. pp. 1097- 1100 ,(2007) , 10.1109/ISCAS.2007.378201
A. Sinha, A. Wang, A. Chandrakasan, Energy scalable system design IEEE Transactions on Very Large Scale Integration Systems. ,vol. 10, pp. 135- 145 ,(2002) , 10.1109/92.994990