Region coherence array having hint bits for a clustered shared-memory multiprocessor system

作者: Jason F. Cantin

DOI:

关键词:

摘要: A system and method for a multilevel region coherence protocol use in Region Coherence Arrays (RCAs) deployed clustered shared-memory multiprocessor systems which optimize cache-to-cache transfers (interventions) by using hint bits each RCA to allow memory requests lines of the be optimally sent only determined portion without broadcasting all processors system. sufficient number are used uniquely identify level system's interconnect hierarchy predict likely includes processor that has cached copies data from region.

参考文章(23)
Michael P. Moriarty, Jens K. Ramsey, Michael J. Collins, John E. Larson, Computer system controller and method with processor write posting hold off on PCI master memory request ,(1995)
Stefanos Kaxiras, Hubert Rae Mclellan, Philip W. Diodato, Girija Narlikar, Method and apparatus for reducing leakage power in a cache memory ,(2001)
Erik Hagersten, Christopher J. Jackson, Aleksandr Guzovskiy, Hien Nguyen, William A. Nesheim, Multiprocessing computer system employing a cluster protection mechanism ,(1998)
Guy Lynn Guthrie, William John Starke, Benjiman Lee Goodman, James Stephen Fields, Derek Edward Williams, Data processing system and method for efficient communication utilizing an Tn and Ten coherency states ,(2005)
Bruno Conterno, Vildo Luperini, Fernando Pesce, Giuseppe Barbagelata, Osvaldo Pugliese, Enrico Perroni, Multiple-hierarchical-level multiprocessor system ,(1986)
Richard E. Kessler, Kourosh Gharachorloo, Thukalan V. Verghese, Peter J. Bannon, Fault containment and error recovery in a scalable multiprocessor ,(2003)
Leonidas Kontothanassis, Robert Stets, Galen Hunt, Umit Rencuzogullari, Gautam Altekar, Sandhya Dwarkadas, Michael L. Scott, Shared memory computing on clusters with symmetric multiprocessors and system area networks ACM Transactions on Computer Systems. ,vol. 23, pp. 301- 335 ,(2005) , 10.1145/1082469.1082472