Fast operating multiplexer

摘要: In a multiplexer, flip-flops for timing control are interposed between signal generating circuit and four-to-one selector, flip-flop is quarter divider provided data input. A sum of delay times the setup time merely required to fall within one clock cycle, therefore an operation speed can be high.