Dynamic cell semiconductor memory with interlace refresh

摘要: A dynamic cell memory is divided into an even address module and odd module, each requiring periodic refreshing of the data stored therein. refresh interlace control provided for automatically refreshing, on cycle, a portion in that not addressed read or write operation. The also includes timing means operable to force operation any if predetermined interval time elapses during which every cycle either