Refresh control for add-on semiconductor memory

摘要: A circuit for controlling refresh operations of a dynamic MOS add-on memory. The need operation is determined by 4.5-microsecond clock. If the memory has not been selected in recent past, response to clock signal separate cycle initiated. read or write progress when generated, executed predetermined time after termination cycle. interrupted command execute cycle, then operated mode which it automatically refreshed at end