Refresh system for dynamic RAM memory
作者： Narendra M. Patel
DOI:
关键词:
摘要: A method and apparatus for controlling the refreshing of a volatile memory is disclosed in which conflicts between refresh operation, requirements access to during data processing operation power up or down condition are resolved. When conflict occurs, clock signals generated provide contention with minimum interruption normal time control processor memory.
lens.org 参考文章(12)
Bernard I. Worst, Volatile memory support system ,(1974)
Seigo Suzuki, Refreshing system for dynamic memory ,(1976)
Chester M. Nibby, Robert B. Johnson, Dynamic memory system which includes apparatus for performing refresh operations in parallel with normal memory operations ,(1978)
Jr Alfred S Hume, Non-volatile memory unit with automatic standby power supply ,(1973)
Robert J. Frankenberg, Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system ,(1973)
Shinji Kadono, Tsuneyo Chiba, Kiyoshi Umezawa, Refresh control system ,(1976)
Marvin K. Webster, Dynamic memory initializing apparatus ,(1975)
Alessandro Scotti, Ezio Cislaghi, Renzo Pederzini, Semiconductor dynamic memory and related refreshing system ,(1976)
Frederick J. Aichelmann, Thomas P. Fehn, Processor controlled memory refresh ,(1976)
R Mesnik, Refresh control for add-on semiconductor memory ,(1972)