Apparatus for synchronously generating clock signals in a data processing system
作者： Mark Horowitz , Michael Farmwald
DOI:
关键词: Clock skew 、 Self-clocking signal 、 Propagation delay 、 Synchronous circuit 、 Electrical engineering 、 Midpoint 、 Clock domain crossing 、 Mathematics 、 Electronic engineering 、 Clock signal 、 Signal
摘要: An apparatus for synchronously generating a first clock signal in circuitry and second of data processing system is described. A generates global signal. transmission line transfers the from its end to includes midpoint between end. generation circuit coupled at point The points have same length midpoint. timing which halfway with propagation delay point. third fourth as such that synchronized
lens.org 参考文章(58)
P Wiener, Addressing an integrated circuit read-only memory ,(1971)
William F. Gunning, Drivers and receivers for interfacing VLSI CMOS circuits to transmission lines ,(1990)
W Henrion, Self-interconnecting/self-repairable electronic systems on a slice ,(1971)
John C Hunter, Multiple register variably addressable semiconductor mass memory ,(1974)
Joseph L. Kowalski, Multi-user serial data bus ,(1984)
Gary J. Grimes, Dynamic priority queue occupancy scheme for access to a demand-shared bus ,(1982)
Glen J. Culler, Bus arbitration system and method ,(1987)
Narendra M. Patel, Refresh system for dynamic RAM memory ,(1979)
Michael Gdula, Dynamic memory controller for single-chip microprocessor ,(1983)
Donald J. Voss, Video graphic dynamic RAM ,(1983)