Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC's
作者： Wayne P. Burleson , Ian G. Harris , Matthew W. Heath
关键词: Nondeterministic algorithm 、 Block (data storage) 、 Synchronization 、 Dataflow 、 Computer science 、 Asynchronous communication 、 Overhead (computing) 、 Globally asynchronous locally synchronous 、 Embedded system 、 Synchro
摘要: Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in design which each core is block (SB) of logic with generated clock. Inter-core communication and controlled by wrapper around the cores. The nondeterministic synchronization used most GALS architectures makes chip-level silicon debug functional test difficult costly. Deterministic methodologies make dataflow assumptions are only valid for very limited set applications. This paper describes novel deterministic methodology called "synchro-tokens" whose parameterized wrappers flexible enough be useful wide range applications while supporting such as1149.1 P1500. validation determinism, estimation area overhead, analysis performance impact detailed.
acm.org
researchgate.net 
sci-hub.st 参考文章(19)
Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital) Stanford University. ,(1985)
D M Chapiro, Globally-Asynchronous Locally-Synchronous Systems. ,(1984)
F.K. Gurkaynak, T. Villiger, S. Oetiker, N. Felber, H. Kaeslin, W. Fichtner, A functional test methodology for globally-asynchronous locally-synchronous systems symposium on asynchronous circuits and systems. pp. 181- 189 ,(2002) , 10.1109/ASYNC.2002.1000308
D.K. Bhavsar, D.R. Akeson, M.K. Gowan, D.B. Jackson, Testability access of the high speed test features in the Alpha 21264 microprocessor international test conference. pp. 487- 495 ,(1998) , 10.1109/TEST.1998.743190
F.U. Rosenberger, C.E. Molnar, T.J. Chaney, T.-P. Fang, Q-modules: internally clocked delay-insensitive modules IEEE Transactions on Computers. ,vol. 37, pp. 1005- 1018 ,(1988) , 10.1109/12.2252
W. Lim, Design methodology for stoppable clock systems IEE Proceedings E Computers and Digital Techniques. ,vol. 133, pp. 65- 72 ,(1986) , 10.1049/IP-E:19860006
S. Kim, R. Sridhar, Self-timed mesochronous interconnection for high-speed VLSI systems great lakes symposium on vlsi. pp. 122- 125 ,(1996) , 10.1109/GLSV.1996.497606
M.R. Greenstreet, Implementing a STARI chip international conference on computer design. pp. 38- 43 ,(1995) , 10.1109/ICCD.1995.528788
J. Muttersbach, T. Villiger, W. Fichtner, Practical design of globally-asynchronous locally-synchronous systems international symposium on advanced research in asynchronous circuits and systems. pp. 52- 59 ,(2000) , 10.1109/ASYNC.2000.836791
R.D. Javagal, A.K. Datta, S. Ghosh, Detecting deadlocks in distributed systems international symposium on circuits and systems. pp. 1013- 1016 ,(1991) , 10.1109/ISCAS.1991.176536