Method for etching high-k dielectric using pulsed bias power

作者: Akiteru Ko , Alok Ranjan

DOI:

关键词: Layer (electronics)OptoelectronicsGate oxidePlasma etchingMaterials scienceHigh-κ dielectricEtching (microfabrication)Substrate (electronics)Analytical chemistrySiliconGate dielectric

摘要: A method of patterning a gate stack on substrate is described. The includes preparing substrate, wherein the high-k layer and formed layer. further transferring pattern in to using pulsed bias plasma etching process, selecting process condition for achieve silicon recess having depth less than 2 nanometer (nm).

参考文章(12)
Padmapani Nallan, Guangxiang Jin, Ajay Kumar, Method of etching high-K dielectric materials ,(2003)
Jinhan Choi, Anisul H. Khan, Sunil Srinivasan, Multi-film stack etching with polymer passivation of an overlying etched layer ,(2010)
Akira Koshiishi, Shigeru Tahara, Noriyuki Kobayashi, Shigeru Yoneda, Kenichi Hanawa, Masaru Sugimoto, Plasma etching apparatus and method ,(2007)
Eric J. Strang, Wayne L. Johnson, Pulsed plasma processing method and apparatus ,(2000)
George D. Papasouliotis, Bernard Lindsay, Ludovic Godet, Helen L. Maynard, Timothy J. Miller, Vikram Singh, Kamal Hadidi, Techniques for plasma processing a substrate ,(2011)
F. Werner, D. Korzec, J. Engemann, Surface wave operation mode of the slot antenna microwave plasma source SLAN Journal of Vacuum Science and Technology. ,vol. 14, pp. 3065- 3070 ,(1996) , 10.1116/1.580172
Maxime Darnon, Camille Petit-Etienne, Erwine Pargon, Gilles Cunge, Laurent Vallier, Paul Bodart, Moritz Haas, Samer Banna, Thorsten Lill, Olivier Joubert, Synchronous Pulsed Plasma for Silicon Etch Applications china semiconductor technology international conference. ,vol. 27, pp. 717- 723 ,(2010) , 10.1149/1.3360700
Hiromasa Mochiki, Fumio Yamazaki, Yoshinobu Ooya, Toshio Haga, Plasma etching method, plasma etching apparatus and storage medium ,(2010)
Luis Isidro Fernandez, Masafumi Urakawa, Method and system for dry etching a hafnium containing material ,(2006)