RotR: Rotational redundant task mapping for fail-operational MPSoCs
作者： Badrun Nahar , Brett H. Meyer
关键词: Task mapping 、 Embedded system 、 Redundancy (engineering) 、 Transient analysis 、 Baseline system 、 Modular design 、 Computer science 、 Distributed computing 、 Triple modular redundancy 、 Dual modular redundancy 、 MPSoC
摘要: As transient and permanent failures are rise shrinking process technology, MPSoC systems with fail-operational behavior have become important, especially for safety-critical applications. We therefore propose RotR, a rotational task mapping approach an active-redundancy-based system to facilitate parallel execution of redundant tasks. RotR maps tasks such that no single failure affects more than one copy task, utilizes multi-functional voter adapts its functionality based on the system's redundancy state after each component failure. proposed jointly enable by seamlessly transitioning from higher reliability (e.g., Triple Modular Redundancy) lower Double without requiring remapping. Our results show improves fault-tolerant lifetime average 37% 48% over standard DMR TMR systems, respectively. Furthermore, it overall 29% compared baseline having redundancy.
computer.org
sci-hub.se 参考文章(27)
A. Jalabert, S. Murali, L. Benini, G. De Micheli, /spl times/pipesCompiler: a tool for instantiating application specific networks on chip design, automation, and test in europe. ,vol. 2, pp. 884- 889 ,(2004) , 10.1109/DATE.2004.1268999
R. Baumann, The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction international electron devices meeting. pp. 329- 332 ,(2002) , 10.1109/IEDM.2002.1175845
Luca Sterpone, Niccolo' Battezzati, Massimo Violante, Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications ,(2010)
Nidhi Aggarwal, Parthasarathy Ranganathan, Norman P. Jouppi, James E. Smith, Configurable isolation Proceedings of the 34th annual international symposium on Computer architecture - ISCA '07. ,vol. 35, pp. 470- 481 ,(2007) , 10.1145/1250662.1250720
Bharadwaj Veeravalli, Anup Das, Akash Kumar, Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems compilers architecture and synthesis for embedded systems. pp. 1- 10 ,(2013) , 10.5555/2555729.2555730
Cristiana Bolchini, Antonio Miele, Reliability-Driven System-Level Synthesis of Embedded Systems defect and fault tolerance in vlsi and nanotechnology systems. pp. 35- 43 ,(2010) , 10.1109/DFT.2010.11
Brett H. Meyer, Adam S. Hartman, Donald E. Thomas, Cost-effective lifetime and yield optimization for NoC-based MPSoCs ACM Transactions on Design Automation of Electronic Systems. ,vol. 19, pp. 12- ,(2014) , 10.1145/2535575
B. Veeravalli, C. Bolchini, A. Das, A. Kumar, A. Miele, Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs design, automation, and test in europe. pp. 61- ,(2014) , 10.5555/2616606.2616681
Hang-Sheng Wang, L. Peh, S. Malik, A power model for routers: modeling Alpha 21364 and InfiniBand routers IEEE Micro. ,vol. 23, pp. 26- 35 ,(2003) , 10.1109/MM.2003.1179895
Shin-Haeng Kang, Hoeseok Yang, Sungchan Kim, Iuliana Bacivarov, Soonhoi Ha, Lothar Thiele, None, Reliability-aware mapping optimization of multi-core systems with mixed-criticality design, automation, and test in europe. pp. 1- 4 ,(2014) , 10.5555/2616606.2617073