Reliability-Driven System-Level Synthesis of Embedded Systems

作者: Cristiana Bolchini , Antonio Miele

DOI: 10.1109/DFT.2010.11

关键词:

摘要: This paper proposes an enhanced system-level synthesis flow for the design of reliable embedded systems, extending classical process to introduce fault mitigation properties in under consideration. The strategy first explores adoption hardening techniques that, given initial task graph and user's reliability requirements, redundancies mapping constraints on available resources, which possibly expose detection/tolerance features. reliability-aware is then implemented by means a scheduling approach thus obtaining hardened implementation. Experimental results are reported support validity proposal.

参考文章(13)
Viacheslav Izosimov, Scheduling and Optimization of Fault-Tolerant Distributed Embedded Systems Linköping University Electronic Press. ,(2009)
Y. Xie, L. Li, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, Reliability-aware Co-synthesis for Embedded Systems signal processing systems. ,vol. 49, pp. 87- 99 ,(2007) , 10.1007/S11265-007-0057-6
C. Constantinescu, Trends and challenges in VLSI circuit reliability IEEE Micro. ,vol. 23, pp. 14- 19 ,(2003) , 10.1109/MM.2003.1225959
E. Normand, Single event upset at ground level IEEE Transactions on Nuclear Science. ,vol. 43, pp. 2742- 2750 ,(1996) , 10.1109/23.556861
A. Jhumka, S. Klaus, S.A. Huss, A Dependability-Driven System-Level Design Approach for Embedded Systems design, automation, and test in europe. pp. 372- 377 ,(2005) , 10.1109/DATE.2005.10
Claudio Pinello, Luca P. Carloni, Alberto L. Sangiovanni-Vincentelli, Fault-Tolerant Distributed Deployment of Embedded Control Software IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 27, pp. 906- 919 ,(2008) , 10.1109/TCAD.2008.917971
Felix Reimann, Michael Glaβ, Martin Lukasiewycz, Joachim Keinert, Christian Haubelt, Jürgen Teich, Symbolic voter placement for dependability-aware system synthesis Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis - CODES/ISSS '08. pp. 237- 242 ,(2008) , 10.1145/1450135.1450190
Wayne Wolf, Robert P. Dick, David L. Rhodes, TGFF: task graphs for free Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98). pp. 97- 101 ,(1998) , 10.5555/278241.278309
Ilia Polian, Viacheslav Izosimov, Petru Eles, Zebo Peng, Paul Pop, Analysis and optimization of fault-tolerant embedded systems with hardened processors design, automation, and test in europe. pp. 682- 687 ,(2009) , 10.5555/1874620.1874789