Unconditional wide branch instruction acceleration
作者： Richard W. Reeves , James B. Stein , David L. Keating
DOI:
关键词: Instruction cycle 、 Minimal instruction set computer 、 Instruction path length 、 Branch 、 Parallel computing 、 Computer science 、 Addressing mode 、 Instruction register 、 Delay slot 、 Indirect branch 、 Arithmetic
摘要: A method and system for handling a branch instruction which requires branching from current of first sequence to the second sequence. The is fetched next while displacement formatted. such formatted executed. formatted, but not executed so that an execution wait occurs. third then
google.nl 参考文章(13)
Philippe Doyce Hester, William Michael Johnson, Instruction prefetch operation for branch instructions ,(1985)
Katsumi Onishi, Kohei Otsuyama, Yuji Oinaga, Pipeline control system ,(1984)
Angelo Casamatta, Microprogrammed control unit with multiple branch capability ,(1981)
Torii Shunichi, Shonai Tooru, A data processor with a branch target instruction storage ,(1984)
Bruce W. Ravenel, James F. McKevitt, William B. Pohlman, Stephen P. Morse, Extended address, single and multiple bit microprocessor ,(1981)
Russell Kao, Allen J. Baum, Ruby Bei-Loh Lee, Method and apparatus for facilitating instruction processing of a digital computer ,(1986)
George P. Chamberlin, Microprocessor having instruction fetch and execution overlap ,(1978)
Rod G. Fleck, Brian W. Case, Ole Moller, Cheng-Gang Kong, System for processing single-cycle branch instruction in a pipeline having relative, absolute, indirect and trap addresses ,(1985)