Block based design methodology with programmable components
作者： Kumar Venkatramani , Jin-Sheng Shyr , Laurence H. Cooke
DOI:
关键词: Design methods 、 Embedded system 、 Circuit extraction 、 Chip 、 Physical design 、 Block (programming) 、 Circuit design 、 Computer hardware 、 Processing methods 、 Engineering 、 Floor plan
摘要: A method for designing a circuit block includes the steps of selecting plurality pre-designed blocks to be used design system, at least one said being programmable; collecting data reflecting experience designer regarding blocks, designer's adaptable processing method; accepting or rejecting system in manner based on and acceptable degree risk; upon acceptance, forming specifications containing criteria modified constraints each (FEA); and, deploying floor plan chip, compliance with without changing selected method.
google.com.mx参考文章(36)
David W. Voth, Hardware and software development in computer systems having multiple discrete components ,(1997)
Kazuyuki Sato, Monolithic semi-custom IC having standard LSI sections and coupling gate array sections ,(1985)
Vladimir A. Masch, Computer aided risk management in multiple-parameter physical systems ,(1997)
Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman, Digital Systems Testing and Testable Design ,(1990)
Y. Nishio, H. Hara, M. Iwamura, Y. Kaminaga, K. Koike, K. Hirose, T. Noto, S. Oguchi, Y. Yamamoto, T. Ono, A 200 ps 0.5 /spl mu/m CMOS gate array family with high speed modules international conference on asic. pp. 112- 115 ,(1994) , 10.1109/ASIC.1994.404597
H. Dawid, K.-J. Koch, J. Stahl, ADPCM codec: from system level description to versatile HDL model application-specific systems, architectures, and processors. pp. 458- 467 ,(1997) , 10.1109/ASAP.1997.606851
Vijay Nagasamy, Manoucher Vafai, Richard Deeley, Carlos Dangelo, Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface ,(1993)
A.M. Rincon, G. Cherichetti, D.R. Stauffer, M. Trick, Core+ASIC methodology: the pursuit of system-on-a-chip WESCON/97 Conference Proceedings. pp. 46- 54 ,(1997) , 10.1109/WESCON.1997.632318
Robert Pindyck, Adriana Chiocchi, Manuel Hernandez, Sherman Lee, Martha Amram, Method and apparatus for selecting ip blocks ,(1999)
Nicholas F. Pasch, Ashok K. Kapoor, Michael D. Rostoker, Automating photolithography in the fabrication of integrated circuits ,(1995)