Creating a useful skew for an electronic circuit
作者： Salvatore Minonne , Thomas Menguy , Conor O'Sullivan , Francois Silve
DOI:
关键词: Electronic engineering 、 Electronic circuit 、 Value (computer science) 、 Engineering 、 Circuit design 、 Skew
摘要: A method of determining a useful skew for circuit design includes computing slack value each sequential cell in the design, identifying modifiable cells and target delay cell. One or more are discarded based on values. remaining is determined. The sorted values to determine minimum value, determined value.
lens.org 参考文章(34)
Andrej A. Zolotykh, Aiguo Lu, Ivan Pavisic, Elyar E. Gasanov, Method in integrating clock tree synthesis and timing optimization for an integrated circuit design ,(2001)
Jui-Ming Chang, Chin-Chi Teng, Clock tree synthesizer for balancing reconvergent and crossover clock trees ,(2002)
Fumihiro Minami, Takashi Ishioka, Masami Murakata, Naohito Kojima, Method for distributing clock signals to flip-flop circuits ,(2002)
Russell B. Segal, Extracting accurate and efficient timing models of latch-based designs ,(1995)
Andres R. Teene, Method for cell swapping to improve pre-layout to post-layout timing ,(1999)
Katsuhiro Yamashita, Method of designing layout for integrated circuit ,(2001)
Ted E Williams, Louis Tseng, Jonathan Ferro, Deforest Tovey, Integrated circuit chip design ,(2002)
Wei-Jin Dai, Jui-Ming Chang, Chin-Chi Teng, Gated clock tree synthesis ,(2002)
Yigang Sun, Jie Gong, Chih-Tung Chen, Method and apparatus for fixing hold time violations in a circuit design ,(2005)
Vinay Srinivas, Wei Li, Hazem Almusa, Donald V. Organ, Japinder Singh, Douglas Kaufman, Robert Mathews, Larry Ke, Method and apparatus for interconnect-driven optimization of integrated circuit design ,(2003)