Integrated circuit interface that encodes information using at least one input signal sampled at two consecutive edge transitions of a clock signal
作者： Jani Klint , Matti Floman
DOI:
关键词: Topology 、 Signal edge 、 Signal transfer function 、 Analog signal 、 Computer science 、 Discrete-time signal 、 Self-clocking signal 、 Digital signal 、 Electronic engineering 、 Signal 、 Synchronous circuit
摘要: An integrated circuit, such as a dynamic RAM, includes plurality of terminals for coupling to signal lines. One the lines is an input line that conveys clock signal, and at least one other also information encoded by level n consecutive edge transitions where n≧2.
google.de 参考文章(14)
Hitoshi Kuyama, Haruki Toda, Kenji Tsuchida, Clock-synchronous system ,(1999)
Scott Schaefer, Programmable DQS preamble ,(2002)
Jean-Marc Dortu, Semiconductor memory apparatus and method for operating a semiconductor memory apparatus ,(2005)
One-gyun La, Jung-Bae Lee, Data input circuit and method for synchronous semiconductor memory device ,(2002)
Michael C. Parris, Oscar Frederick Jones, Simultaneous function dynamic random access memory device technique ,(2002)
II Airell R. Clark, Match and match address signal generation in a content addressable memory encoder ,(1997)
Katsunori Sato, Koichi Yokoyama, Parallel/serial conversion circuit, light output control circuit, and optical recording apparatus ,(2002)
Yuki Narita, Masahiro Konishi, Tomoo Tsuda, Content addressable memory device capable of reducing memory capacity ,(2003)
Wataru Sakamoto, Semiconductor memory device for fast access ,(2001)
Hiroki Shimano, Katsumi Dosaka, Kazutami Arimoto, Semiconductor integrated circuit device capable of performing operational test for contained memory core at operating frequency higher than that of memory tester ,(2001)