Receiver-less optical clock injection for clock distribution networks
作者： C. Debaes , A. Bhatnagar , D. Agarwal , R. Chen , G.A. Keeler
DOI: 10.1109/JSTQE.2003.813319
关键词: Synchronous circuit 、 Digital clock manager 、 Clock domain crossing 、 Clock gating 、 CMOS 、 Electronic engineering 、 Clock skew 、 Computer science 、 CPU multiplier 、 Amplifier
摘要: We present a new technique of injecting clocks optically onto CMOS chips without the use receiver amplifier. discuss benefits such direct approach and proof-of-principle experiments technique. analytically compare receiver-less optical clock distribution an electrical in fan-out-of-four tree to evaluate timing power for microprocessors. also injection trans-impedance based within same framework.
harvard.edu
stanford.edu
sci-hub.se 参考文章(16)
F.E. Anderson, J.S. Wells, E.Z. Berta, The core clock system on the next-generation ltaniumlm microprocessor international solid-state circuits conference. ,vol. 2, pp. 110- 424 ,(2002) , 10.1109/ISSCC.2002.992166
P.J. Restle, C.A. Carter, J.P. Eckhardt, B.L. Krauter, B.D. McCredie, K.A. Jenkins, A.J. Weger, A.V. Mule, The clock distribution of the POWER4 microprocessor international solid-state circuits conference. ,vol. 2, pp. 108- 424 ,(2002) , 10.1109/ISSCC.2002.992162
P. Larsson, C. Svensson, Measuring high-bandwidth signals in CMOS circuits Electronics Letters. ,vol. 29, pp. 1761- 1762 ,(1993) , 10.1049/EL:19931173
L. Krainer, R. Paschotta, S. Lecomte, M. Moser, K.J. Weingarten, U. Keller, Compact Nd:YVO/sub 4/ lasers with pulse repetition rates up to 160 GHz IEEE Journal of Quantum Electronics. ,vol. 38, pp. 1331- 1338 ,(2002) , 10.1109/JQE.2002.802967
Y.I. Ismail, E.G. Friedman, J.L. Neves, Exploiting the on-chip inductance in high-speed clock distribution networks IEEE Transactions on Very Large Scale Integration Systems. ,vol. 9, pp. 963- 973 ,(2001) , 10.1109/92.974910
A.M. Braun, V.B. Khalfin, M.H. Kwakernaak, W.F. Reichert, L.A. DiMarco, Z.A. Shellenbarger, C.M. DePriest, T. Yilmaz, P.J. Delfyett, J.H. Abeles, Universality of mode-locked jitter performance IEEE Photonics Technology Letters. ,vol. 14, pp. 1058- 1060 ,(2002) , 10.1109/LPT.2002.1021968
A.V. Krishnamoorthy, A.L. Lentine, K.W. Goossen, J.A. Walker, T.K. Woodward, J.E. Ford, G.F. Aplin, L.A. D'Asaro, S.P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, M.F. Chirovsky, D.A.B. Miller, 3-D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver-transmitter circuit IEEE Photonics Technology Letters. ,vol. 7, pp. 1288- 1290 ,(1995) , 10.1109/68.473474
V. Gutnik, A.P. Chandrakasan, Active GHz clock network using distributed PLLs international solid-state circuits conference. ,vol. 35, pp. 1553- 1560 ,(2000) , 10.1109/4.881199
Yujie Liu, Lei Lin, Chulchae Choi, Bipin Bihari, R.T. Chen, Optoelectronic integration of polymer waveguide array and metal-semiconductor-metal photodetector through micromirror couplers IEEE Photonics Technology Letters. ,vol. 13, pp. 355- 357 ,(2001) , 10.1109/68.917851
Xun Liu, M.C. Papaefthymiou, E.G. Friedman, Retiming and clock scheduling for digital circuit optimization IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 21, pp. 184- 203 ,(2002) , 10.1109/43.980258