Synchronous DRAM responsive to first and second clock signals
作者： Gene A. Frantz , Jean-Pierre Dolait , John V. Moravec , Masashi Hashimoto
DOI:
关键词: Address bus 、 Sense amplifier 、 Dram 、 Interleaved memory 、 Semiconductor memory 、 Memory buffer register 、 Memory refresh 、 Computer science 、 Registered memory 、 Computer hardware
摘要:
lens.org 参考文章(95)
Gerald Weber, Jurgen Sorgenfrei, Data processing system including an LSI chip containing a memory and its own address register ,(1974)
Masashi Hashimoto, Dynamic memory with internal refresh circuit and having virtually refresh-free capability ,(1987)
Daniel A. Baudouin, Ernest J. Russell, Edge-mounted, surface-mount package for semiconductor integrated circuit devices ,(1989)
Kenneth Holly, Gehrard Jim Smith, I/o bus clock ,(1983)
Gilman D. Chesley, Self-configurable computer and memory system ,(1977)
Michael A. Fischer, Arbitration technique for a split transaction bus in a multprocessor computer system. ,(1987)
Howard G. Sachs, Walter H. Hollingsworth, James Y. Cho, Apparatus for maintaining consistency of a cache memory with a primary memory ,(1989)
Chitranjan N. Reddy, Pravin P. Patel, Dynamic memory with high speed nibble mode ,(1984)
Ramesh C. Varshney, Serial-parallel-serial charged coupled device memory and a method of transferring charge therein ,(1983)
John Goodwin Spencer Ive, Alan Clive Thirlwall, Random access memory arrangements ,(1981)