Systems, and devices, and methods for programming a resistive memory cell
作者： Xiaonan Chen
DOI:
关键词: Resistive random-access memory 、 Quenching 、 Simulation 、 Electrical engineering 、 Memory cell 、 Pulse (signal processing) 、 Materials science
摘要: Embodiments disclosed herein may relate to programming a memory cell with pulse that comprises quenching period having different portions.
lens.org 参考文章(28)
Ward Parkinson, Programmable Resistance Memory with Feedback Control ,(2008)
Jun Liu, Multi-level programmable PCRAM memory ,(2008)
Evangelos S. Eleftheriou, Charalampos Pozidis, Angeliki Pantazi, Abu Sebastian, Nikolaos Papandreou, Multilevel programming of phase change memory ,(2012)
Robert Gleixner, Joy Sarkar, Maintenance process to enhance memory endurance ,(2009)
Aswin Thiruvengadam, Andrew Oen, Rich Fackenthal, William Melton, Set pulse for phase change memory programming ,(2011)
Jun Liu, Phase change memory adaptive programming ,(2008)
Ferdinando Bedeschi, Rich Fackenthal, Claudio Resta, Enzo Michele Donze, Meenatchi Jagasivamani, Egidio Buda, Fabio Pellizzer, David Chow, Alessandro Cabrini, Giacomo Matteo Angelo Calvi, Roberto Faravelli, Andrea Fantini, Guido Torelli, Duane Mills, Roberto Gastaldi, Giulio Casagrande, A Multi-Level-Cell Bipolar-Selected Phase-Change Memory international solid-state circuits conference. pp. 428- 625 ,(2008) , 10.1109/ISSCC.2008.4523240
Kwang-Jin Lee, Beak-Hyung Cho, Woo-Yeong Cho, Sangbeom Kang, Byung-Gil Choi, Hyung-Rok Oh, Chang-Soo Lee, Hye-Jin Kim, Joon-Min Park, Qi Wang, Mu-Hui Park, Yu-Hwan Ro, Joon-Yong Choi, Ki-Sung Kim, Young-Ran Kim, In-Cheol Shin, Ki-Won Lim, Ho-Keun Cho, Chang-Han Choi, Won-Ryul Chung, Du-Eung Kim, Kwang-Suk Yu, Gi-Tae Jeong, Hong-Sik Jeong, Choong-Keun Kwak, Chang-Hyun Kim, Kinam Kim, A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput international solid-state circuits conference. pp. 472- 616 ,(2007) , 10.1109/ISSCC.2007.373499
Der-Sheng Chao, Frederick T. Chen, Yen-Ya Hsu, Wen-Hsing Liu, Chain-Ming Lee, Chih-Wei Chen, Wei-Su Chen, Ming-Jer Kao, Ming-Jinn Tsai, Multi-level phase change memory using slow-quench operation: GST vs. GSST international symposium on vlsi technology, systems, and applications. pp. 39- 40 ,(2009) , 10.1109/VTSA.2009.5159282
T. Nirschl, C.-F. Chen, E. Joseph, M. Lamorey, R. Cheek, S.-H. Chen, S. Zaidi, S. Raoux, Y.C. Chen, Y. Zhu, R. Bergmann, J.B. Philipp, H.-L. Lung, C. Lam, T.D. Happ, G.W. Burr, B. Rajendran, M.-H. Lee, A. Schrott, M. Yang, M. Breitwisch, Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory international electron devices meeting. pp. 461- 464 ,(2007) , 10.1109/IEDM.2007.4418973