A method of gain calibration of an adc stage and an adc stage

作者: Christophe Erdmann

DOI:

关键词: Electronic engineeringAnalog multiplierDigital down converterSuccessive approximation ADCAnalog signal processingAnalog transmissionSignal transfer functionAnalog deviceComputer scienceAnalog signal

摘要: A method of gain calibration an ADC stage is disclosed. The comprises receiving input analog signal, converting the signal into m-bit digital by means to converter, generating a random number generator, adding produce adjusted partial analogue subtracting from residual amplifying signal. characterised in that may take any one three values. In preferred embodiment, constrained only two these values, when outermost sub-range. An adapted operate according also

参考文章(14)
Martin Kithinji Kinyua, Franco Maloberti, Continuous digital background calibration in pipelined ADC architecture ,(2003)
AJ Gines, EJ Peralias, A Rueda, None, Noisy signal based background technique for gain error correction in pipeline ADCs IEE Proceedings - Computers and Digital Techniques. ,vol. 152, pp. 53- 63 ,(2005) , 10.1049/IP-CDT:20045060
Jun Ming, S.H. Lewis, An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 1489- 1497 ,(2001) , 10.1109/4.953477
J.P. Keane, P.J. Hurst, S.H. Lewis, Background interstage gain calibration technique for pipelined ADCs IEEE Transactions on Circuits and Systems. ,vol. 52, pp. 32- 43 ,(2005) , 10.1109/TCSI.2004.839534
I. Galton, Digital cancellation of D/A converter noise in pipelined A/D converters IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 47, pp. 185- 196 ,(2000) , 10.1109/82.826744