Semiconductor device with core and periphery regions

作者: Cyrus Tabery , Christopher M. Foster , John R. Behnke , Yu Sun , Hiroyuki Kinoshita

DOI:

关键词: Masking (art)Core (optical fiber)Dimension (vector space)Substrate (printing)OpticsLine (geometry)Semiconductor deviceMaterials scienceLithographyCritical dimension

摘要: A method for forming a semiconductor device that includes line and space pattern with variable pitch critical dimensions in layer on substrate. The substrate first region (e.g., core region) second periphery region). sub-line the comprises of dimension (A) less than achievable by lithographic processes alone. Further, at least one including (B) lithography. uses two masking steps to form hard mask resolution limit single etch step transfer layer.

参考文章(27)
Ravi S. Sunkavalli, David M. Rogers, Hidehiko Shiraiwa, Janet S. Wang, Mark T. Ramsbey, Michael A. Van Buskirk, Narbeh Derhacobian, Jean Y. Yang, Planar structure for non-volatile memory devices ,(2001)
Mu-Yi Liu, Kwang-Yang Chan, Yen-hung Yeh, Tso-Hung Fan, Tao-Cheng Lu, Method for programming and erasing non-volatile memory with nitride tunneling layer ,(2001)
David Wu, Massud Aminpur, Scott Luning, Control trimming of hard mask for sub-100 nanometer transistor gate ,(2000)
Alexander Daniel Lopata, Joseph Francis Shepard, Nicholas James Giammarco, Anthony Francis Scaduto, George Anthony Kaplita, Alexander Gimpelson, Lithographic image size reduction ,(1987)
Manlio Sergio Cereda, Claudio Brambilla, Andrea Ravaglia, Lithographic image size reduction ,(1993)