Cache coherency protocol for multi processor computer system

作者: Darrel D. Donaldson , Douglas Williams , David M. Robinson , David A. Orbits , John M. Parchem

DOI:

关键词: Cache algorithmsDatabaseMESIF protocolComputer networkMOSI protocolMOESI protocolUniform memory accessCacheCache coloringCache pollutionComputer science

摘要: A cache coherency protocol for a multi-processor system which provides read/write, read-only and transitional data states an indication of these to be stored in memory directory main memory. The state occurs when processor requests from block another processor's the request is pending completion. All subsequent read during pendency first are inhibited until completion request. Also provided each field identifying owns question. Data ownership information used determine where requested owned located.

参考文章(20)
Thomas F. Joyce, Thomas O. Holtey, Multi-configurable cache store system ,(1977)
Kwang G. Tan, Eugene J. Annunziata, Robert S. James, Backing store access coordination in a multi-processor system ,(1977)
Andrew W. Wilson, Steven J. Frank, Hierarchical cache memory system and method ,(1985)
Merle E. Houdek, Larry W. Loen, Roy L. Hoffman, Frank G. Soltis, Multi-processor task dispatching apparatus ,(1981)
Michael W. Goddard, Vernon K. Andersen, Storage interface unit ,(1974)
J. Scott Merritt, Steven J. Frank, A data processing system having a data coherency solution ,(1984)