Cache flush system and method
作者： Robert H. Andrighetti , Donald C. Englin , James A. Williams , Conrad S. Shimada
DOI:
关键词: CPU cache 、 Operating system 、 Cache coloring 、 Bus sniffing 、 Cache invalidation 、 Page cache 、 Cache pollution 、 Cache 、 Cache algorithms 、 Computer science
摘要: A system and method is provided to selectively flush data from cache memory a main irrespective of the replacement algorithm that used manage data. According one aspect invention, novel “page flush” “cache line instructions are page data, respectively, memory. In embodiment, these included within hardware instruction set an Instruction Processor (IP). another operations initiated using background interface interconnects IP with its associated primary also simultaneously issue higher-priority requests so processor throughput increased.
lens.org 参考文章(15)
Ghassan Khadder, Gregory Mathews, Microprocessor system including a cache controller which remaps cache address bits to confine page data to a particular block of cache ,(1993)
Tetsuaki Nakamikawa, Michio Morioka, Kenichi Kurosawa, Sakoh Ishikawa, Multiprocessor system having controller for controlling the number of processors for which cache coherency must be guaranteed ,(1997)
Bruce P. McKenney, Apparatus and method for transferring data in a data communications device ,(1998)
Salvador Palanca, Stephen A. Fischer, Subramaniam Maiyuran, CLFLUSH micro-architectural implementation method and system ,(1999)
Ravi Kumar Arimilli, John Steven Dodson, James Stephen Fields, Method and system for prefetching utilizing memory initiated prefetch write operations ,(2001)
Dominique D'Inverno, Gerard Chauvel, Serge Lasserre, Software controlled cache configuration based on average miss rate ,(2001)
Bret S. Weber, Rodney A. DeKoning, Method and apparatus for providing centralized intelligent cache between multiple data controlling elements ,(1997)
Hiroshi Sakai, Takuya Kano, Hiroo Hayashi, Checkpoint acquisition accelerating apparatus ,(1997)