Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method

作者: Cathal G. Phelan , Ashish Pancholy , Simon J. Lovett

DOI:

关键词: Physical addressRandom access memoryAddress busComputer scienceAddress spacePeriodic functionComputer hardwareSingle cycleTransfer (computing)

摘要: A circuit including an address bus providing random addresses for a access memory array, and register configured to receive, store or transfer (i) first from the in response periodic signal transition (ii) second transition, wherein transitions occur within single cycle, are preferably complementary each other. In further embodiment, invention concerns having information predecoder at least partially decode bus, decoded cycle; postdecoder activate receiving register.

参考文章(24)
Robert W. Norman, William A. Shelly, Marion G. Porter, Cache arrangement utilizing a split cycle mode of operation ,(1978)
Peter Reinecke, Jim Childers, Yutaka Takahashi, Seiichi Yamamoto, Circuitry and method for performing two operating instructions during a single clock in a processing device ,(1993)
Mehdi Hatamian, Sailesh Krishna Rao, Alexander G. Dickinson, Synchronous static random access memory ,(1993)
James F. Potts, Jerald Gwyn Leach, L. Ray Simar, Data processing device with time-multiplexed memory bus ,(1995)
Carleton E. Werve, Edward C. Wong, Spurgeon G. Hogan, Cache control for concurrent access ,(1978)
Allen Le Roy Limberg, Chandrakant Bhailalbhai Patel, Tianmin Liu, Jian Yang, Rapid-update adaptive channel-equalization filtering for digital radio receivers, such as HDTV receivers ,(1994)