High-speed transparent refresh DRAM-based memory cell

作者: Simon J. Lovett

DOI:

关键词:

摘要: A high-speed transparent refresh DRAM-based memory cell and architecture are disclosed. Each consists of 4 transistors configured to incorporate differential data storage (i.e., storing a true logic state complementary state), with each pair having dual port configuration forming one nodes for the cell. is coupled 2 wordlines digit lines. Since stores data, since LOW rewritten given faster than HIGH rewritten, known be state. As result, both states independently writing

参考文章(15)
Mathew R. Arcoleo, Cathal G. Phelan, Simon J. Lovett, Ashish Pancholy, Random access memory having a read/write address bus and process for writing to and reading from the same ,(2001)
H. Hidaka, K. Arimoto, K. Fujishima, A High-Density Dual-Port Memory Cell Operation For ULSI DRAMs symposium on vlsi circuits. pp. 65- 66 ,(1991) , 10.1109/VLSIC.1991.760080
Chuen-Der Lien, Chau-Chin Wu, DRAM circuit with separate refresh memory ,(2001)
T. Sakurai, K. Nogami, K. Sawada, T. Iizuka, Transparent-refresh DRAM (TReD) using dual-port DRAM cell custom integrated circuits conference. ,(1988) , 10.1109/CICC.1988.20796
Cathal G. Phelan, Ashish Pancholy, Mathew R. Arcoleo, Simon J. Lovett, Random access memory having independent read port and write port and process for writing to and reading from the same ,(1999)
Cathal G. Phelan, Ashish Pancholy, Mathew R. Arcoleo, Simon J. Lovett, Synchronous random access memory having a read/write address bus and process for writing to and reading from the same ,(1999)
Hemraj K. Hingarh, Subramani Kengeri, DRAM based refresh-free ternary CAM ,(2000)