Asynchronously-accessible memory devices and access methods
作者： Jeffrey Mailloux , Kevin Ryan , Brett Williams , Todd Merritt
DOI:
关键词: Semiconductor memory 、 Physical address 、 Computer hardware 、 Registered memory 、 Flat memory model 、 Embedded system 、 Interleaved memory 、 Memory address 、 Memory address register 、 Computer science 、 Address bus
摘要: Apparatus and methods may operate to switch between burst modes pipelined without using a WCBR (write column address select before row select) cycle, as well an external data path, instruct memory perform desired operation, the operation until terminated.
google.de 参考文章(114)
Neal D. Margulis, Takatoshi Ishii, Burst-mode DRAM ,(1993)
Anthony M. Olson, Thomas N. Robinson, Babu Rajaram, Main memory access in a microprocessor system with a cache memory ,(1987)
Robert D. Catiller, Testing system for reliable access times in ROM semiconductor memories ,(1983)
Raymond A. Ward, Scott A. Dresser, Flexible addressing for DRAMS ,(1992)
Yoshinori Inoue, Takahiko Fukiage, Semiconductor memory device with changeable input/output data bit arrangement ,(1993)
Raymond Pinkham, Separately addressable memory arrays in a multiple array semiconductor chip ,(1985)
Paul A. Santeler, Gary W. Thome, Lee B. Hinkle, John A. Landry, David R. Wooten, Memory controller that dynamically predicts page misses ,(1995)
G. R. Mohan Rao, Memory devices with selectable access type and methods using the same ,(1995)
Loren L. McLaury, Pipelined SAM register serial output ,(1991)
Donald M. Morgan, Memory circuit with foreshortened data output signal ,(1993)