Memory controller that dynamically predicts page misses

作者: Paul A. Santeler , Gary W. Thome , Lee B. Hinkle , John A. Landry , David R. Wooten

DOI:

关键词:

摘要: A memory controller dynamically predicts whether a next cycle which is not yet available will result in page miss or hit condition. RAS lines are selectively precharged if the predicted to be miss. The keeps track of various combinations types cycles when type followed by non-memory pending cycle. For each such combination, determines percentage on Using this history, precharges certain combination indicates hits below threshold. If number exceeds threshold, precharging performed.

参考文章(9)
Kien Anh Hua, Lishing Liu, Joseph Lester Temple, Joseph Orazio Celtruda, David Raymond Pruett, Jih-Kwon Peir, Anderson Herrick Hunt, Translation look ahead based cache access ,(1990)
Javier F. Izquierdo, John A. Landry, Paul R. Culley, Dale J. Mayer, John S. Thayer, Memory accessing system with an interface and memory selection unit utilizing write protect and strobe signals ,(1993)
Chester M. Nibby, Jeffrey S. Somers, Raymond D. Bowden, Richard A. Lemay, High performance burst read data transfer operation ,(1991)
Dale J. Mayer, Mark Taylor, Paul R. Culley, Paged memory controller ,(1992)
Stephen A. Fischer, Erez Carmel, Thomas F. Heil, Efficient memory controller with an independent clock ,(1990)