Trenched gate non-volatile semiconductor device with the source/drain regions spaced from the trench by sidewall dopings

作者: Donald L. Wollesen , Yowjuang W. Liu

DOI:

关键词: Electrical engineeringDielectric layerTrenchOptoelectronicsSemiconductor devicePlanarMaterials scienceGate oxideSubstrate (electronics)

摘要: A device structure and method for a non-volatile semiconductor comprises trenched floating gate control further includes source region, drain channel an inter-gate dielectric layer. The is formed in trench etched into the substrate. has top surface which substantially planar with of region have depth approximately equal to or greater than partially extend laterally underneath bottom trench. layer on gate, In one embodiment, also sidewall dopings that are implanted regions substrate vertically along length immediately contiguous vertical sides separate from region.

参考文章(16)
Kiyoshi Mori, Vertical MOS transistor ,(1989)
Peter K. Moon, David T. Krick, Berni W. Landau, Shallow trench isolation technique ,(1995)
Keith M. Hutchings, Andrew L. Goodyear, Andrew M. Warwick, Method of manufacturing a semiconductor device comprising an insulated gate field effect device ,(1993)
James Douglas Beasom, Trench MOS gate device ,(1998)
Alexandre Acovic, Being S. Wu, Ching-Hsiang Hsu, High performance trench EEPROM cell ,(1992)
Han Su Oh, Jang Han Kim, EEPROM cell and related method of making thereof ,(1997)
Di-Son Kuo, Jong Chen, Shui-Hung Chen, Chrong Jung Lin, Method for forming vertical channel flash memory cell and device manufactured thereby ,(1997)