High-level synthesis of nonprogrammable hardware accelerators
作者： R. Schreiber , S. Aditya , B. Ramakrishna Rau , V. Kathail , S. Mahlke
关键词: Computer science 、 Application software 、 VHDL 、 High-level synthesis 、 Embedded system 、 Very long instruction word 、 Throughput (business) 、 Application-specific integrated circuit 、 Word (computer architecture) 、 Computer hardware 、 Register-transfer level
摘要: The PICO-N system automatically synthesizes embedded nonprogrammable accelerators to be used as co-processors for functions expressed loop nests in C. output is synthesizable VHDL that defines the accelerator at register transfer level (RTL). generates a synchronous array of customized VLIW (very-long instruction word) processors, their controller local memory, and interfaces. also modifies user's application software make use generated accelerator. user indicates throughput achieved by specifying number processors initiation interval. In experimental comparisons, designs are slightly more costly than hand-designed with same performance.
acm.org 
sci-hub.se 参考文章(16)
Vinod Kathail, B. Ramakrishna Rau, Shail Aditya, Automatic architectural synthesis of VLIW and EPIC processors international symposium on systems synthesis. pp. 107- 113 ,(1999) , 10.5555/857198.857954
Marina C. Chen, A design methodology for synthesizing parallel algorithms and architectures Journal of Parallel and Distributed Computing. ,vol. 3, pp. 461- 491 ,(1986) , 10.1016/0743-7315(86)90010-9
Moldovan, Fortes, Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays IEEE Transactions on Computers. ,vol. 35, pp. 1- 12 ,(1986) , 10.1109/TC.1986.1676652
H. De Man, J. Rabaey, P. Six, L. Claesen, Cathedral-II: A Silicon Compiler for Digital Signal Processing IEEE Design & Test of Computers. ,vol. 3, pp. 13- 25 ,(1986) , 10.1109/MDT.1986.295047
Sanjay V. Rajopadhye, Synthesizing systolic arrays with control signals from recurrence equations Distributed Computing. ,vol. 3, pp. 88- 105 ,(1989) , 10.1007/BF01558666
B. Ramakrishna Rau, Vinod Kathail, Shail Aditya, Machine-Description Driven Compilers for EPIC and VLIW Processors Design Automation for Embedded Systems. ,vol. 4, pp. 71- 118 ,(1999) , 10.1023/A:1008842521805
Alain Darte, A Constructive Solution to the Juggling Problem in Systolic Array Synthesis ,(2000)
V. Van Dongen, P. Quinton, Uniformization of linear recurrence equations: a step toward the automatic synthesis of systolic arrays [1988] Proceedings. International Conference on Systolic Arrays. pp. 473- 482 ,(1988) , 10.1109/ARRAYS.1988.18084
F. Irigoin, R. Triolet, Supernode partitioning symposium on principles of programming languages. pp. 319- 329 ,(1988) , 10.1145/73560.73588
Yves Robert, Systolic algorithms and architectures Automata networks in computer science. pp. 187- 228 ,(1988)