General-purpose customizable memory controller
作者： Sudha Sarma , Adalberto Guillermo Yanes
DOI:
关键词: Memory map 、 Computer memory 、 Memory management 、 Memory address 、 Memory refresh 、 Computer architecture 、 Interleaved memory 、 Registered memory 、 Computer hardware 、 Flat memory model 、 Computer science
摘要: A memory controller design includes at least one instruction decoder de-embedded from a processor wherein the receives operations and logical address information host processor. The converts into generic instructions translates addresses physical addresses. further specific control signals actual This permits to be designed finalized before an type is selected for system use which time less complex can designed.
lens.org 参考文章(12)
Kazuyuki Sato, Monolithic semi-custom IC having standard LSI sections and coupling gate array sections ,(1985)
Massoud Hadjimohammadi, Shrinath A. Keskar, Programmable memory controller ,(2002)
Russell L. Myers, Brian Porter, Christopher A. Mega, Computer system operation with corrected read data function ,(1991)
Yen Chang, Daniel Watkins, Flexible ASIC microcomputer permitting the modular modification of dedicated functions and macroinstructions ,(1991)
Le Trong Nguyen, Cheng-Long Tang, Te-Li Lau, Yasuaki Hagiwara, Derek J. Lentz, Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU ,(1991)
Shigenori Tokumitsu, Memory control device ,(1986)
Klaus Klein, Uwe Schulz, Helmut Schettler, Kurt Pollmann, Otto M. Wagner, Rainer Zuehlke, Method for physical VLSI-chip design ,(1987)
Jean A. Gastinel, Fred Cerauskis, Gilman Chesley, Programmable memory timing method and apparatus for programmably generating generic and then type specific memory timing signals ,(1991)
Edward W. Beighe, Anthony P. Lannutti, Multi-mode DRAM controller ,(1990)
Ronald J. Bowater, Paolo G. Sidoli, Joe C. St. Clair, Steven P. Larky, Flexible dynamic memory controller ,(1992)