Programmable memory controller
作者： Massoud Hadjimohammadi , Shrinath A. Keskar
DOI:
关键词:
摘要: A synchronous dynamic random access memory controller has a high speed interface and low interface. The buffer with entries for receiving transactions, the valid bit each entry. store transactions that are received from bus. retrieves buffer. have state machines synchronize interfaces using of entries.
lens.org 参考文章(11)
Steven M. Thurber, Gary Y. Tsao, Wen-Tzer T. Chen, System and method for asynchronously processing store instructions to I/O space ,(1993)
James E. Margeson, Power saving system for a memory controller ,(1994)
Christopher J. Pettey, Sompong P. Olarig, Memory controller supporting DRAM circuits with different operating speeds ,(1998)
Dwight D. Dipert, Michael K. Corry, John P. Norsworthy, David M. Pfeiffer, James A. Fontaine, David T. Stoner, Jay A. Thompson, High speed image processing computer with overlapping windows-div ,(1989)
James Oliver Mergard, Carl K. Wakeland, Michael S. Quimby, Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU and expansion bus device ,(1997)
Tony J. Yoon, Joe Y. Chen, John S. Geldman, Flexible processor-driven SCSI controller with buffer memory and local processor memory coupled via separate buses ,(1996)
John P. Stafford, Allen B.J. Cuccio, J. Arthur Johnson, Universal interface system using the controller to adapt to any connecting peripheral device ,(1974)
Stephen A. Fischer, Erez Carmel, Thomas F. Heil, Efficient memory controller with an independent clock ,(1990)
Naoya Watanabe, Akira Yamazaki, Semiconductor memory device for high speed data communication capable of accurate testing of pass/fail and memory system employing the same ,(1997)