Fast data transfer system with multiple memory modules and controller
作者： Haruki Toda
DOI:
关键词:
摘要: Memory modules and a controller are arranged two clock lines provided to go return along the arrangement of memory controller. A first basic second having twice cycle period transferred over portions respective After passing through turnaround point, clocks as The fed into input/output operation data is controlled synchronously with these clocks.
lens.org 参考文章(17)
Massoud Hadjimohammadi, Shrinath A. Keskar, Programmable memory controller ,(2002)
Christopher J. Pettey, Sompong P. Olarig, Memory controller supporting DRAM circuits with different operating speeds ,(1998)
David A. Fotland, Leith L. Johnson, A method and apparatus for generating and distributing clock signals with minimal skew ,(1997)
Sheung-Fan Wen, Method of operating a memory device having decoupled address and data access ,(2002)
Toshitsugu Takekuma, Akira Yamagiwa, Hideki Osaka, Masaya Umemura, Source-clock-synchronized memory system and memory unit ,(1997)
Winston K. M. Lee, Mark Alan Horowitz, Richard Maurice Barth, Wingyu Leung, Paul Michael Farmwald, James Anthony Gasbarro, Method and circuitry for minimizing clock-data skew in a bus system ,(1993)
Brent Keeth, Clock vernier adjustment ,(1997)
Pratik M. Mehta, Andrew Ha, General purpose bus with programmable timing ,(1999)