Adaptive voltage over-scaling for resilient applications
作者： P K Krause , I Polian
DOI: 10.1109/DATE.2011.5763153
关键词: Electronic engineering 、 Lossy compression 、 Process (computing) 、 Decoding methods 、 Energy consumption 、 Block (data storage) 、 Logic gate 、 Engineering 、 Voltage 、 Error detection and correction
摘要: We present an energy-reduction strategy for applications which are resilient, i. e. can tolerate occasional errors, based on adaptive voltage control. The is lowered, possibly beyond the safe-operation region, as long no errors observed, and raised again when severity of detected exceeds a threshold. Due to resilient nature applications, lightweight error detection logic sufficient operation, expensive recovery circuitry required. On hardware block implementing texture decompression, we observe 25% 30% energy reduction at negligible quality loss (compared introduced by lossy compression algorithm). investigate strategy's performance under temperature process variations different assumptions voltage-control circuitry. automatically chooses lowest appropriate voltage, thus largest reduction, each individual manufactured instance circuit.
computer.org
sci-hub.se 参考文章(32)
Robert K. Brayton, Gary D. Hachtel, Alberto Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu -Tsung Cheng, Stephen Edwards, Sunil Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Staple, Gitanjali Swamy, Tiziano Villa, VIS: A System for Verification and Synthesis computer aided verification. pp. 428- 432 ,(1996) , 10.1007/3-540-61474-5_95
Stephen Williams, Michael Baxter, Icarus verilog: open-source verilog more than a year later Linux Journal. ,vol. 2002, pp. 3- ,(2002)
Daniel Iparraguirre-Cardenas, Jose L. Garcia-Gervacio, Victor Champac, A design methodology for logic paths tolerant to local intra-die variations international symposium on circuits and systems. pp. 596- 599 ,(2008) , 10.1109/ISCAS.2008.4541488
Johan Pouwelse, Koen Langendoen, Henk Sips, Dynamic voltage scaling on a low-power microprocessor Proceedings of the 7th annual international conference on Mobile computing and networking - MobiCom '01. pp. 251- 259 ,(2001) , 10.1145/381677.381701
Y. KAWAKAMI, M. TERAO, M. FUKUI, S. TSUKIYAMA, A Power Grid Optimization Algorithm by Observing Timing Error Risk by IR Drop IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. ,vol. 91, pp. 3423- 3430 ,(2008) , 10.1093/IETFEC/E91-A.12.3423
R. Hegde, N.R. Shanbhag, A voltage overscaled low-power digital filter IC IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 388- 391 ,(2004) , 10.1109/JSSC.2003.821775
Pramod Subramanyan, Kewal K. Saluja, Virendra Singh, Erik Larsson, Power Efficient Redundant Execution for Chip Multiprocessors Workshop on Dependable and Secure Nanocomputing, Lisbon, Portugal, June 29, 2009.. pp. 1- 6 ,(2009)
Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori, Designing a processor from the ground up to allow voltage/reliability tradeoffs high-performance computer architecture. pp. 1- 11 ,(2010) , 10.1109/HPCA.2010.5416652
Padmanabhan Pillai, Kang G. Shin, Real-time dynamic voltage scaling for low-power embedded operating systems symposium on operating systems principles. ,vol. 35, pp. 89- 102 ,(2001) , 10.1145/502034.502044
N. Banerjee, G. Karakonstantis, Jung Hwan Choi, C. Chakrabarti, K. Roy, Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 28, pp. 1127- 1137 ,(2009) , 10.1109/TCAD.2009.2022197