Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits

作者: Anand Raghunathan , Swagath Venkataramani , Kaushik Roy

DOI: 10.5555/2485288.2485615

关键词: Energy (signal processing)AlgorithmLogic synthesisCircuit designAdderComputer scienceDesign paradigmFast Fourier transformElectronic circuit

摘要: Many applications are inherently resilient to inexactness or approximations in their underlying computations. Approximate circuit design is an emerging paradigm that exploits this inherent resilience realize hardware implementations highly efficient energy performance. In work, we propose Substitute-And-SIMplIfy (SASIMI), a new systematic approach the and synthesis of approximate circuits. The key insight behind SASIMI identify signal pairs assume same value with high probability, substitute one for other. While these substitutions introduce functional approximations, if performed judiciously, they result some logic be eliminated from while also enabling downsizing gates on critical paths (simplification), resulting significant power savings. We automatic framework performs substitution simplification iteratively, ensuring user-specified quality constraint satisfied. extend proposed perform configurable circuits can dynamically operate at different accuracy levels depending application requirements. used automatically synthesize wide range arithmetic units (Adders, Multipliers, MAC), complex data (SAD, FFT butterfly, Euclidean distance) ISCAS85 benchmarks, using various error metrics such as rate average magnitude. synthesized demonstrate improvements 10%–28% tight constraints, 30%–60% relaxed constraints. obtain between 14%–40% improvement mode, incurring no overheads accurate mode.

参考文章(20)
Mauro Olivieri, Francesco Pappalardo, Simone Smorfa, Giuseppe Visalli, Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for Floating-Point Arithmetic Units IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 54, pp. 685- 689 ,(2007) , 10.1109/TCSII.2007.896937
Swagath Venkataramani, Amit Sabne, Vivek Kozhikkottu, Kaushik Roy, Anand Raghunathan, SALSA Proceedings of the 49th Annual Design Automation Conference on - DAC '12. pp. 796- 801 ,(2012) , 10.1145/2228360.2228504
Srimat T. Chakradhar, Anand Raghunathan, Best-effort computing: re-thinking parallel software and hardware design automation conference. pp. 865- 870 ,(2010) , 10.1145/1837274.1837492
Andrew B. Kahng, Seokhyeong Kang, Accuracy-configurable adder for approximate arithmetic designs Proceedings of the 49th Annual Design Automation Conference on - DAC '12. pp. 820- 825 ,(2012) , 10.1145/2228360.2228509
Luca Benini, Enrico Macii, Massimo Poncino, Telescopic units: increasing the average throughput of pipelined designs by adaptive latency control design automation conference. pp. 22- 27 ,(1997) , 10.1145/266021.266029
Lu Wan, Deming Chen, CCP: common case promotion for improved timing error resilience with energy efficiency international symposium on low power electronics and design. pp. 135- 140 ,(2012) , 10.1145/2333660.2333695
Andrew B. Kahng, Seokhyeong Kang, John Sartori, Rakesh Kumar, Slack redistribution for graceful degradation under voltage overscaling asia and south pacific design automation conference. pp. 825- 831 ,(2010) , 10.5555/1899721.1899911
Anand Raghunathan, Kaushik Roy, Sang Phill Park, Debabrata Mohapatra, Vaibhav Gupta, IMPACT: imprecise adders for low-power approximate computing international symposium on low power electronics and design. pp. 409- 414 ,(2011) , 10.5555/2016802.2016898
P K Krause, I Polian, Adaptive voltage over-scaling for resilient applications design, automation, and test in europe. pp. 1- 6 ,(2011) , 10.1109/DATE.2011.5763153
Sandeep K. Gupta, Doochul Shin, Approximate logic synthesis for error tolerant applications design, automation, and test in europe. pp. 957- 960 ,(2010) , 10.5555/1870926.1871159