摘要: Applications that leverage the dynamic partial reconfigurability of modern FPGAs are few, owing in large part to lack suitable tools and techniques create them. While the trend digital design is towards higher levels abstractions, forgoing hardware description languages some cases for high-level languages, development a reconfigurable design requires developers work at low level contend with many poorly documented architecture-specific aspects. This paper discusses creation high-level development environment reconfigurable designs an existing synthesis tool enable design, simulation, implementation dynamically reconfigurable hardware solely from specification written C. Unlike previous attempts, this approach encompasses entirety implementation, enables self-re-configuration through embedded controller, inherently handles reconfiguration. Benchmarking numbers are provided, which validate productivity enhancements approach provides.
hindawi.com
core.ac.uk参考文章(31)
Peter Athanas, Stephen Craven, A High-Level Development Framework for Run-Time Reconfigurable Applications ,(2006)
Steve Guccione, Delon Levi, Prasanna Sundararajan, JBits: Java based interface for reconfigurable computing ,(1999)
Peter A. Beerel, Arash Saifhashemi, High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog communicating process architectures. pp. 275- 288 ,(2005)
Peter M. Athanas, Stephen D. Craven, High-Level Specification of Runtime Reconfigurable Designs. ERSA. pp. 280- 283 ,(2007)
Iyad Ouaiss, Sriram Govindarajan, Vinoo Srinivasan, Meenakshi Kaul, Ranga Vemuri, An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures Lecture Notes in Computer Science. pp. 31- 36 ,(1998) , 10.1007/3-540-64359-1_669
Eylon Caspi, Michael Chu, Randy Huang, Joseph Yeh, John Wawrzynek, André DeHon, Stream Computations Organized for Reconfigurable Execution (SCORE) field programmable logic and applications. pp. 605- 614 ,(2000) , 10.1007/3-540-44614-1_65
Pedro Diniz, Mary Hall, Joonseok Park, Byoungro So, Heidi Ziegler, Bridging the gap between compilation and synthesis in the DEFACTO system languages and compilers for parallel computing. pp. 52- 70 ,(2001) , 10.1007/3-540-35767-X_4
David Pellerin, Scott Thibault, Practical FPGA programming in C ,(2005)
Michael Eisenring, Marco Platzner, A Framework for Run-time Reconfigurable Systems The Journal of Supercomputing. ,vol. 21, pp. 145- 159 ,(2002) , 10.1023/A:1013627403946
David Ross, Martin Turner, Oliver Vellacott, An FPGA-based hardware accelerator for image processing field-programmable logic and applications. pp. 299- 306 ,(1994)