Capture clock generator using master and slave delay locked loops
作者： Feng Lin
DOI:
关键词:
摘要: A clock generator comprising a master delay locked loop (DLL) and slave DLL to capture data signal. The generates output signal based on receives the compensates variations in delays of signals generate When DLLs are locked, is center aligned with
lens.org 参考文章(20)
Shinya Fujioka, Clock generator having DLL and semiconductor device having clock generator ,(1997)
Rocky M. Y. Young, J. Dennis Russell, James J. Hjerpe, All digital phase locked loop ,(1990)
Jaime E. Kardontchik, Sam H. Moy, CMOS circuit providing 90 degree phase delay ,(1994)
Syuji Matsuo, Koichi Kitamura, Itsurou Taniyoshi, Tetsuo Saitoh, Digital phase locked loop having coarse and fine stepsize variable delay lines ,(1995)
Manny Ma, James E. Miller, Aaron Schoenfeld, R. Jacob Baker, Method and apparatus for improving the performance of digital delay locked loop circuits ,(1998)
Feng Lin, R. Jacob Baker, Digital dual-loop DLL design using coarse and fine loops ,(2002)
L. Todd Cope, Richard G. Cliff, Srinivas Reddy, David E. Jefferson, System for distributing clocks using a delay lock loop in a programmable logic circuit ,(1995)
Graham Allan, Peter B. Gillingham, Richard C. Foss, Delayed locked loop implementation in a synchronous dynamic random access memory ,(2003)
Brent Keeth, Troy A. Manning, Method and apparatus for adjusting the timing of signals over fine and coarse ranges ,(1998)
Mark A. Horowitz, Kevin S. Donnelly, Pak Shing Chau, Chanh Vi Tran, Bruno W. Garlepp, Leung Yu, Mark G. Johnson, Yiu-Fai Chan, Jun Kim, Thomas H. Lee, Benedict C. Lau, Donald C. Stark, Delay locked loop circuitry for clock delay adjustment ,(1998)