Ultra Deep Reactive Ion Etching of High Aspect-Ratio and Thick Silicon Using a Ramped-Parameter Process

作者: Yemin Tang , Amin Sandoughsaz , Kevin J. Owen , Khalil Najafi

DOI: 10.1109/JMEMS.2018.2843722

关键词:

摘要: … Researchers have found ways to reduce these ARDE effects by adjusting process parameters. … new process with ramped process parameters, and will compare it with the standard fixed-…

参考文章(44)
Ravi Khanna, None, Microfabrication protocols for deep reactive ion etching and wafer-level bonding Sensors. ,vol. 18, pp. 51- 60 ,(2001)
M.A. Gosalvez, Y. Zhou, Y. Zhang, G. Zhang, Y. Li, Y. Xing, Simulation of microloading and ARDE in DRIE international conference on solid state sensors actuators and microsystems. pp. 1255- 1258 ,(2015) , 10.1109/TRANSDUCERS.2015.7181158
Jiliang Mu, Xiujian Chou, Ting He, Zongmin Ma, Jian He, Jijun Xiong, Fabrication of high aspect ratio silicon micro-structures based on aluminum mask patterned by IBE and RIE processing Microsystem Technologies-micro-and Nanosystems-information Storage and Processing Systems. ,vol. 22, pp. 215- 222 ,(2016) , 10.1007/S00542-015-2661-X
Henri Jansen, Meint de Boer, Johannes Burger, Rob Legtenberg, Miko Elwenspoek, The black silicon method II: The effect of mask material and loading on the reactive ion etching of deep silicon trenches Microelectronic Engineering. ,vol. 27, pp. 475- 480 ,(1995) , 10.1016/0167-9317(94)00149-O
F. Marty, L. Rousseau, B. Saadany, B. Mercier, O. Français, Y. Mita, T. Bourouina, Advanced etching of silicon based on deep reactive ion etching for silicon high aspect ratio microstructures and three-dimensional micro- and nanostructures Microelectronics Journal. ,vol. 36, pp. 673- 677 ,(2005) , 10.1016/J.MEJO.2005.04.039
Shinichi Tachi, Kazunori Tsujimoto, Sadayuki Okudaira, Low‐temperature reactive ion etching and microwave plasma etching of silicon Applied Physics Letters. ,vol. 52, pp. 616- 618 ,(1988) , 10.1063/1.99382
AA Ayon, RL Bayt, KS Breuer, Deep reactive ion etching: a promising technology for micro- and nanosatellites Smart Materials and Structures. ,vol. 10, pp. 1135- 1144 ,(2001) , 10.1088/0964-1726/10/6/302
S. L. Lai, D. Johnson, R. Westerman, Aspect ratio dependent etching lag reduction in deep silicon etch processes Journal of Vacuum Science and Technology. ,vol. 24, pp. 1283- 1288 ,(2006) , 10.1116/1.2172944
Brian Morgan, Xuefeng Hua, Tomohiro Iguchi, Taizo Tomioka, Gottlieb S. Oehrlein, Reza Ghodssi, Substrate interconnect technologies for 3-D MEMS packaging Microelectronic Engineering. ,vol. 81, pp. 106- 116 ,(2005) , 10.1016/J.MEE.2005.04.004
Y. Tang, R. L. Peterson, K. Najafi, Technology for fabricating dense 3-D microstructure arrays for biomimetic hair-like sensors international conference on micro electro mechanical systems. pp. 355- 358 ,(2013) , 10.1109/MEMSYS.2013.6474251