Virtual channel memory access controlling circuit
作者： Takeshi Uematsu
DOI:
关键词:
摘要: Disclosed is a virtual channel memory access controlling circuit for accesses from plurality of masters to having channels, comprising: information storing portion storage areas, each the areas being assigned any masters, corresponding number and address, identifying channel, address sent memory; detector detecting necessity change assignment area between masters; changer dynamically changing masters.
lens.org 参考文章(6)
Rita M. Wisor, Drew J. Dutton, Steven L. Belt, Brett B. Stewart, Douglas D. Gephardt, System for dynamically reconfiguring subbusses of data bus according to system needs based on monitoring each of the information channels that make up data bus ,(1997)
Steven D. Sensel, Edgar L. Read, Brian Keith Berger, Programmable distributed digital switch system ,(1997)
Walter E. Croft, Alex E. Henderson, Content addressable memory device ,(1999)
Harinarayana Arimilli, Advanced priority statistical multiplexer ,(2000)
Richard D. Gunlock, Michael E. McGowen, James F. McCarty, System and method for automatically and dynamically changing an address associated with a device disposed in a fire channel environment ,(1997)
博 佐藤, 素直 澤田, 健児 平畑, Ken Watabe, Kenji Hirahata, 謙 渡部, Sunao Sawada, Hiroshi Sato, Fifo memory system ,(1994)