摘要: Electronic equipment has long been indispensable to modern society. Previous large-scale computers were downsized and made widespread by personal computers. Meanwhile, information technologies spread cars, consumer electronics, mobile telephones. As a result, the processors so widely that it is now called ubiquitous computing. To make computing more substantial, must be accelerated develop new benefits, such as mutual communication organic connection among them. The LSIs equipped each device will become for higher speed lower power operation.
springer.com
sci-hub.st 参考文章(45)
T. Hattori, T. lrita, M. Ito, E. Yamamoto, H. Kato, G. Sado, Y. Yamada, K. Nishiyama, H. Yagi, T. Koike, Y. Tsuchihashi, M. Higashida, H. Asano, I. Hayashibara, K. Tatezawa, Y. Shimazaki, N. Morino, K. Hirose, S. Tamaki, S. Yoshioka, R. Tsuchihashi, N. Arai, T. Akiyama, K. Ohno, A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor international solid-state circuits conference. pp. 2210- 2219 ,(2006) , 10.1109/ISSCC.2006.1696282
Y. Kanno, H. Mizuno, Y. Yasu, K. Hirose, Y. Shimazaki, T. Hoshi, Y. Miyairi, T. lshii, T. Yamada, T. Irita, T. Hattori, K. Yanagisawa, N. lrie, Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor international solid-state circuits conference. pp. 2200- 2209 ,(2006) , 10.1109/ISSCC.2006.1696281
H. Mizuno, K. Ishibashi, T. Shimura, T. Hattori, S. Narita, K. Shiozawa, S. Ikeda, K. Uchiyama, An 18-/spl mu/A standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode international solid-state circuits conference. ,vol. 34, pp. 1492- 1500 ,(1999) , 10.1109/4.799853
K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, S. Kurosawa, A novel powering-down scheme for low Vt CMOS circuits symposium on vlsi circuits. pp. 44- 45 ,(1998) , 10.1109/VLSIC.1998.687998
K. Osada, Y. Saitoh, E. Ibe, K. Ishibashi, 16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors international solid-state circuits conference. ,vol. 38, pp. 302- 494 ,(2003) , 10.1109/JSSC.2003.818138
M. Hamada, Y. Ootaguro, T. Kuroda, Utilizing surplus timing for power reduction custom integrated circuits conference. pp. 89- 92 ,(2001) , 10.1109/CICC.2001.929730
T. Sakurai, A unified theory for mixed CMOS/BiCMOS buffer optimization IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 1014- 1019 ,(1992) , 10.1109/4.142596
R.H. Dennard, F.H. Gaensslen, Hwa-Nien Yu, V.L. Rideout, E. Bassous, A.R. LeBlanc, Design of ion-implanted MOSFET's with very small physical dimensions IEEE Journal of Solid-State Circuits. ,vol. 9, pp. 256- 268 ,(1974) , 10.1109/JSSC.1974.1050511
T. Sakurai, A.R. Newton, Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas IEEE Journal of Solid-state Circuits. ,vol. 25, pp. 584- 594 ,(1990) , 10.1109/4.52187
M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, Matching properties of MOS transistors IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 1433- 1439 ,(1989) , 10.1109/JSSC.1989.572629