Hierarchical Power Distribution with 20 Power Domains in 90-nm Low-Power Multi-CPU Processor
作者： Y. Kanno , H. Mizuno , Y. Yasu , K. Hirose , Y. Shimazaki
DOI: 10.1109/ISSCC.2006.1696281
关键词:
摘要: Hierarchical power distribution using a tree is developed. It supports fine-grained gating with dozens of domains like clock and effectively reduces leakage currents for 1-million-gate to 1/4000 in multi-CPU processors minimal area overhead. This paper demonstrates the integration 20 90nm single-chip 3G cellular phone processor
sci-hub.se 参考文章(5)
P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, Julie Dong, D. Scott, B. Pitts, C. Raibaut, Uming Ko, 90nm low leakage SoC design techniques for wireless applications international solid-state circuits conference. pp. 138- 589 ,(2005) , 10.1109/ISSCC.2005.1493907
M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S. Shimada, K. Yanagisawa, T. Kawahara, Low-power embedded SRAM modules with expanded margins for writing international solid-state circuits conference. ,vol. 48, pp. 480- 611 ,(2005) , 10.1109/ISSCC.2005.1494078
T. Kamei, M. Ishikawa, T. Hiraoka, T. Irita, M. Abe, Y. Saito, Y. Tawara, H. Ide, M. Furuyama, S. Tamaki, Y. Yasu, Y. Shimazaki, M. Yamaoka, H. Mizuno, N. Irie, O. Nishii, F. Arakawa, K. Hirose, S. Yoshioka, T. Hattori, A resume-standby application processor for 3G cellular phones international solid-state circuits conference. pp. 336- 531 ,(2004) , 10.1109/ISSCC.2004.1332731
T. Hattori, T. lrita, M. Ito, E. Yamamoto, H. Kato, G. Sado, Y. Yamada, K. Nishiyama, H. Yagi, T. Koike, Y. Tsuchihashi, M. Higashida, H. Asano, I. Hayashibara, K. Tatezawa, Y. Shimazaki, N. Morino, K. Hirose, S. Tamaki, S. Yoshioka, R. Tsuchihashi, N. Arai, T. Akiyama, K. Ohno, A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor international solid-state circuits conference. pp. 2210- 2219 ,(2006) , 10.1109/ISSCC.2006.1696282
Y. Kanno, μI/O Architecture for 0.13-um Wide-Voltage-Range System-on-a-Package (SoP) Designs Symp. on VLSI Circuit Dig. Tech. Papers, June 2002. ,(2002)