High-speed, non-volatile electrically programmable and erasable cell and method
作者： Saroj Pathak , James E. Payne
DOI:
关键词:
摘要: A non-volatile programmable circuit having programming bitlines (PBL; 36) and read (RBL; 37), a memory cell (30), select transistor (34), method for its operation. The is through the progamming bitline. connected between During operation, bitline grounded programmed information readable onto grounded, into storage retention.
lens.org 参考文章(18)
Gregg R. Josephson, Douglas H. Bower, David L. Tennant, Single poly EE cell with separate read/write paths and reduced product term coupling ,(1991)
Robert A. Kertis, Terrance L. Bowman, Douglas D. Smith, Ecl eprom with cmos programming ,(1989)
Fuchia Shone, Ling Chen, Tom D. H. Yiu, Tien-Ler Lin, Floating gate or flash EPROM transistor array having contactless source and drain diffusions ,(1994)
Phillip J. Salsbury, George Perlegos, Electrically programmable MOS read-only memory with isolated decoders ,(1976)
Michael S. Briner, Nader A. Radjy, Optimized electrically erasable cell for minimum read disturb and associated method of sensing ,(1990)
Ming-Bing Chang, Asymmetrical alternate metal virtual ground EPROM array ,(1992)
Kuo-Lung Chen, Anil Gupta, Two transistor flash EPROM cell ,(1993)
Geeng-Chuan Chern, Tsung-Ching Wu, Fabrication process for programmable and erasable MOS memory device ,(1991)
Michael C. Smayling, James A. Tuvell, Modified four transistor EEPROM cell ,(1985)
Phillip J. Salsbury, George Perlegos, William L. Morgan, Floating gate storage device and method of fabrication ,(1977)