Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults
作者： Sharada Jha
关键词:
摘要:
sci-hub.st 参考文章(49)
Gordon L. Smith, Model for Delay Faults Based Upon Paths international test conference. pp. 342- 351 ,(1985)
S. B. Akers, On the Role of Independent Fault Sets in the Generation of Minimal Test Sets international test conference. ,(1987)
Santiago Remersaro, On low power test and DFT techniques for test set compaction ,(2008) , 10.17077/ETD.2BPH30Y6
Yusuke Matsunaga, MINT-An Exact Algorithm for Finding Minimum Test Set (Special Section on VLSI Design and CAD Algorithms) IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. ,vol. 76, pp. 1652- 1658 ,(1993)
Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman, Digital Systems Testing and Testable Design ,(1990)
S.D. Millman, J.M. Acken, Diagnosing CMOS bridging faults with stuck-at, IDDQ, and voting model fault dictionaries custom integrated circuits conference. pp. 409- 412 ,(1994) , 10.1109/CICC.1994.379692
M. Bushnell, Vishwani Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits ,(2013)
Cha, Donath, Ozguner, 9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits IEEE Transactions on Computers. ,vol. 27, pp. 193- 200 ,(1978) , 10.1109/TC.1978.1675071
Xiaoqing Wen, Laung-Terng Wang, Cheng-Wen Wu, VLSI Test Principles and Architectures: Design for Testability ,(2006)
Vishwani D. Agrawal, Kwang-Ting Cheng, Unified Methods for VLSI Simulation and Test Generation ,(1989)